Abstract-The proposed circuit intends to harvest kinetic energy from electromagnetic generators. An AC-DC boost rectifier running in boundary conduction mode (BCM) performs resistive input matching, while reducing the converter power loss. The boost rectifier also merges a rectifier and a boost converter to reduce power loss for rectification. It also utilizes the internal inductance of the EMG to reduce the off-chip inductor size. An optional buck converter regulates the output voltage to 5 V to power devices through USB ports. The circuit is designed and fabricated in BiCMOS 0.18 m technology.
INTRODUCTION
Electromagnetic generators (EMGs), along with piezoelectic cantilevers, are widely used for kinetic energy harvesting. In contrast to piezoelectic cantilevers, EMGs offer high efficiency, but are difficult to scale down beyond a certain limit. Also, AC voltages generated by EMGs are low for typical energy harvesting applications to cause high power loss for passive rectifiers [1] - [4] .
Major circuit design issues for EMGs are impedance matching and reduction of power loss for rectifiers, while minimizing power dissipation of the circuit. A buck-boost converter operating in discontinuous conduction mode (DCM) is commonly used for impedance matching, but the RMS current is larger than its counterpart boost converter to cause higher conduction loss. However, the input impedance of a boost converter in DCM depends on the input and output voltages, which results in less accurate matching and/or a more complex circuit. To address the matching problem, we propose to use a boost converter operating in boundary conduction mode (BCM), whose input impedance is independent of the input and output voltages. To reduce the power loss of a rectifer, we adopt a signle-stage topology, in which the rectifier and the boost converter are integrated [4] .
The target specifications for the proposed energy harvesting system are (i) input voltage: 3 V, (ii) output voltage: unregulated or regulated to 5 V, and (iii) vibration frequency: 700 Hz. The regulated output voltage of 5 V intends power devices through USB ports, but is optional for our applications. The paper is organized as follow. Section II provides preliminaries. Sections III and IV present design of key building blocks of the proposed circuit and simulation results, respectively. Section V draws a conclusion.
II. PRLIMINARIES

A. Electromagnetic Generator
Energy harvesting with EMGs were investigated rather extensively [1] - [5] , and an EMG model shown in Fig. 1 is commonly used. The EMG model has the series connection of an AC voltage source, an inductor L S , and a resistor R S . L S and R S account for the inductance and the Resistance of the EMG, respectively. The reactance of the inductor | L S | is typically much smaller than R S [3] . Thus, L S may be ignored for the purpose of impedance matching.
B. Boost Rectifier
The AC voltage generated by an EMG is relatively low in energy harvesting, while its current is relatively high. The voltage drop across a passive rectifier causes large power loss. An effective solution to the problem is to combine a rectifier and the following DC-DC boost converter into a single stage. Several single-stage AC-DC boost rectifiers applicable to EMGs for energy harvesting were proposed [2] , [4] - [5] . Dwari et al. proposed a boost rectifier based on a split-capacitor topology shown in Fig. 2 [4] , and the circuit topology is adopted for the proposed circuit. The boost rectifier composed of an inductor L, a pair of PMOS and NMOS switch, and two diodes D1 and D2. It charges the capacitor C2 during the positive half cycle of V g , and the capacitor C3 during the negative half cycle. Note that a pair of PMOS and NMOS 978-1-4673-6853-7/17/$31.00 ©2017 IEEE transistors form a bidirectional switch in spite of the presence of body diodes.
C. Impedance Matching
A buck-boost converter operating in DCM is often used for impedance matching owing to independence of its input impedance on the load as well as the flexibility of stepping up or down of the input voltage. The emulated input resistance of a buck-boost converte in DCM is given as , where L is the inductance, D is the duty cycle, and T S is the switching period [6] . However, a buck-boost converter operating in DCM has larger RMS current than a counterpart boost converter operating in DCM for the same average current. Thus a buckboost converter incurs higher conduction loss. The emulated input resistance of a boost converter in DCM is [4] , which depends on both the input and output voltages. A high conversion ratio is necessary to reduce the dependence. To address the problem, we propose to use a single stage AC-DC boost rectifier operating in BCM.
III. PROPOSED ENERGY HARVESTING CIRCUIT
The block diagram of the proposed circuit shown in Fig. 3  (a) , which adopts constant on-time (COT) control. The turn on time of the switch is fixed for COT control, while the switching period varies. The AC-DC boost rectifier is the single-stage split-capacitor converter shown in Fig. 2 . Since the switching frequency f s of the converter is much higher than the vibration frequency f of an EMG, the input voltage V g shown in Fig. 2 can be considered as DC for a short period. Fig. 3. (b) shows the timing of the trigger signal and waveforms of the ontime signal and the inductor current for an ideal circuit. The zero-current detector (ZCD) detects the point when the inductor current becomes zero, and generates a trigger pulse as shown in V set . A trigger pulse initiates the COT generator to generate a pulse with a fixed period T on to turn on the NMOS and PMOS switch in Fig. 2 . The level shifter and driver block generates appropriate pulses to drive the switches.
The emulated input impedance of the boost rectifier operating in BCM is obtained as follows. For the k th switching cycle, the peak inductor current is
The average current for this cycle is Thus, the emulated input resistance of the rectifier is obtained as
It is important to note that the emulated input resistance is not affected by input and/or output voltage of the converter. Fig. 4 shows implementation of a ZCD and the AC-DC boost rectifier. The inductor of the boost rectifier is connected to the other terminal of the EMG when compared with the original circuit shown in Fig. 2 . One terminal of the inductor is grounded for the proposed circuit, which enables the ZCD to sense the inductor voltage V L only at one terminal rather than two terminals for the original circuit. Note that the actual sensed voltage is labeled as -V L . Also, the position of PMOS and NMOS transistors is exchanged for the proposed circuit due to use of laterally diffused metal oxide semiconductor (LDMOS) in our IC design. The inductor embedded in an EMG is utilized to realize a boost rectifier in [5] , but it requires customization of the EMG. The embedded inductor is used to reduce the size of the external inductor L1 for the proposed circuit. Since the two inductors are connected in series, it does not need customization of the EMG. Fig. 6 . After the delay caused by the following circuit, the current is, in fact, negative when the ZCD generates a triggering signal. The negative current would help to discharge parasitic capacitors. The same phenomenon happens during the negative half cycle.
A. Zero Current Detector
B. Constant On-time Generator
The COT block shown in Fig. 7 (a) is composed of three timers, an on-timer, a minimum off-timer, and a maximum offtimer. Each timer consists of an SR latch, an NMOS, a capacitor, and a comparator with small hysteresis. The waveforms of the timers are shown in Fig. 7 (b) . The turn on time of a timer is determined by the capacitor charge current and the reference voltage. If the initial capacitor voltage of C1 is zero, T on of the on-timer is obtained as follows.
, thus
The T off period of the minimum off-timer ensures discharge of C1 at the beginning of each cycle and thus T on is constant. The T off signal is also used to reset the latch of the ZCD.
A maximum off-timer is added to prevent ZCD failure when the rectifier output voltage is lower than the voltage generated by the EMG during start up. Consider the positive half cycle as an example. The positive envelop of v L waveform follows v i and its negative envelop follows -(v o-p +v D1 -v i ) as shown in Fig. 8 . When charging v o-p, if v i increases more rapidly than v o-p , (v o-p +v D1 -v i ) would decreases to 0. The inductor voltage v L cannot change its polarity, which fails to be used to detect zero-current point and in turn fails to trigger the COT generator. The maximum off-timer ensures to trigger the COT generator after elapse of the preset maximum off-time.
C. Capability to Cold Startup
If the gate voltage of both MOSFETs of the boost rectifier is zero or too low during startup, the MOSFET switch could remain open to fail the boost rectifier. Even under the circumstance, the circuit is still capable of charging C P and C N , so that they could be used to supply the control circuits. Note the circuit behaves as a voltage doubler during startup.
D. Optional Buck Converter as a Voltage Regulator
The AC-DC boost rectifier is set to act as a resistor and match the impedance of an EMG, not to regulate the output voltage. The AC-DC boost rectifier alone may be used to charge a battery or super capacitor, but not for applications such as power supply through USB ports.
An optional a buck converter shown in Fig. 9 is added to regulate the output voltage for the proposed circuit. The buck converter adopts COT V 2 control to regulate output voltage. The V 2 control method leads to low circuit complexity and fast transient response. It operates in DCM to avoid possible instability caused by CCM [7] . Major passive components for the boost rectifier in Fig. 4 are L 1 =2.1μH, C P =C N =150 μF, C O1 =300 μF, and those for the buck converter in Fig. 9 are L 2 =4 μH and C O2 =33 μF with ESR=35 mΩ. The proposed circuit except a few passive components and Shottky diodes was designed in 0.18 μm BiCMOS technology and taped out. The layout of the circuit is shown in Fig. 10 . The die area is less than 10 mm 2 .
IV. SIMULATION RESULTS
A. Layout
B. Simulation Results
The circuit simulation was performed in the Cadence environment. The source voltage V S of the EMG is set to 3 V peak with frequency of 700 Hz, and the source resistance R S is 1 Ω. The DCRs of inductors and ESRs of capacitors are included in the simulation. Fig. 11 shows simulation results of the boost rectifier and the zero-current detection in Fig. 4 . The results verify that the ZCD detects zero-current points of the inductor current, which leads to the intended operation of the boost rectifier in BCM.
The next simulation intends to verify the cold start capability as well as operation of the optional buck converter for output voltage regulation. The load resistor R L in Fig. 9 is set to 250 Ω, and the capacitors C P , C N and C O1 in Fig. 4 are completely discharged. Fig. 12 shows the simulation result. The circuit operates in the cold start during t 0 and t 1 . The capacitors C P , C N and hence C O1 of the boost rectifier are charged up, and v O1 increases steadily. When v O1 reaches 4.5 V at t 1 , the boost rectifier starts to operate and charges C P , C N and C O1 more rapidly. When v O1 increases to about 6.5 V at t 2 , the optional buck converter starts to work and regulate the output voltage to 5 V. Meantime, v O1 increases steadily to reaches 8.1 V at t 3 , the boost rectifier stops charging the capacitors, but the capacitors supply power to the buck converter and so v O1 decreases. When v O1 drops to lower than 7.9 V at t 4 , the AC-DC rectifier start to charge v O1 again.
V. CONCLUSION
An energy harvesting circuit for EMGs is presented in this paper. A boost rectifier operating in BCM is proposed. Like a buck-boost rectifier operating in DCM, the proposed circuit simplifies the input matching, but it results in lower conduction loss. It also adopts a single stage topology, in which a rectifier and a boost converter are merged to reduce power loss of the rectifier. The circuit has an optional buck converter to regulate the output voltage to 5 V to power devices through USB ports. The circuit was designed and tape out in 0.18 μm BiCMOS technology. Simulation results validate correct operation of the circuit.
